



Real Time Model Checking using UPPAAL

Kim G Larsen



BRICS
Basic Research
in Computer Science

CiSS
CENTER FOR INDELJERDE SOFTWARE SYSTEMER

Collaborators

@UPPSala

- Wang Yi
- Paul Pettersson
- John Häkansson
- Anders Hessel
- Pavel Krcal
- Leonid Mokrushin
- Shi Xiaochun

@AALborg

- Kim G Larsen
- Gerd Behrman
- Arne Skou
- Brian Nielsen
- Alexandre David
- Jacob Illum Rasmussen
- Marius Mikucionis

@Elsewhere

- Emmanuel Fleury, Didier Lime, Johan Bengtsson, Fredrik Larsson, Kåre J Kristoffersen, Tobias Amnell, Thomas Hune, Oliver Möller, Elena Fersman, Carsten Weise, David Griffioen, Ansgar Fehnker, Frits Vandraager, Theo Ruys, Pedro D'Argenio, J-P Katoen, Jan Tretmans, Judi Romijn, Ed Brinksma, Martijn Hendriks, Klaus Havelund, Franck Cassez, Magnus Lindahl, Francois Laroussinie, Patricia Bouyer, Augusto Burgueno, H. Bowmann, D. Latella, M. Massink, G. Faconti, Kristina Lundqvist, Lars Asplund, Justin Pearson...

BRICS
Basic Research
in Computer Science

Overview

- UPPAAL: a short look
 - Demo's
 - Architecture
- Train Crossing Example
- UPPAAL Syntax
 - Declarations
 - Expressions
 - Locations and Synchronizations
 - Logical Properties
- UPPAAL Verification Engine
- UPPAAL Verification Options
- UPPAAL Modelling Patterns
- Scheduling using UPPAAL.

BRICS
Basic Research
in Computer Science

CiSS
CENTER FOR INDELJERDE SOFTWARE SYSTEMER


Druzba



BRICS
Basic Research
in Computer Science

CiSS
CENTER FOR INDELJERDE SOFTWARE SYSTEMER


The Druzba MUTEX Problem



BRICS
Basic Research
in Computer Science

CiSS
CENTER FOR INDELJERDE SOFTWARE SYSTEMER


The Druzba MUTEX Problem



BRICS
Basic Research
in Computer Science

CiSS
CENTER FOR INDELJERDE SOFTWARE SYSTEMER

The Druzba MUTEX Problem




BRICK SORTING




LEGO Mindstorms/RCX

- Sensors: temperature, light, rotation, pressure.
- Actuators: motors, lamps,
- Virtual machine:
 - 10 tasks, 4 timers, 16 integers.
- Several Programming Languages:
 - NotQuiteC, Mindstorm, Robotics, legOS, etc.



A Real Timed System




Controller Program
LEGO MINDSTORM

What is suppose to happen?

First UPPAAL model

Sorting of Lego Boxes

Ken Tindell



NQC programs

```
int active;
int DELAY;
int LIGHT_LEVEL;
```

```
task MAIN{
  DELAY=75;
  LIGHT_LEVEL=35;
  active=0;
  Sensor(IN_1, IN_LIGHT);
  Fwd(OUT_A,1);
  Display(1);

  start PUSH;


  while(true){
    wait(IN_1<=LIGHT_LEVEL);
    ClearTimer(1);
    active=1;
    PlaySound(1);

    wait(IN_1>LIGHT_LEVEL);
  }
}
```

```
task PUSH{
  while(true){
    wait(Timer(1)>DELAY && active==1);
    active=0;
    Rev(OUT_C,1);
    Sleep(8);
    Fwd(OUT_C,1);
    Sleep(12);
    Off(OUT_C);
  }
}
```

From RCX to UPPAAL


- Model includes Round-Robin Scheduler.
- Compilation of RCX tasks into TA models.
- Presented at ECRTS 2000



BRICS
Basic Research
in Computer Science

The Production Cell

Course at DTU, Copenhagen



Production Cell

BRICS
Basic Research
in Computer Science


Overview of the UPPAAL Toolkit



BRICS
Basic Research
in Computer Science


CISS
CENTER FOR INDELJERDE SOFTWARE SYSTEMER

UPPAAL's architecture



BRICS
Basic Research
in Computer Science

GUI



BRICS
Basic Research
in Computer Science

Train Crossing




BRICS
Basic Research
in Computer Science

CISS
CENTER FOR INDELJERDE SOFTWARE SYSTEMER


Train Crossing

CiSS
CENTER FOR INDELREDE SOFTWARE SYSTEMER



Train Crossing

CiSS
CENTER FOR INDELREDE SOFTWARE SYSTEMER



Timed Automata in UPPAAL



BRICS
Basic Research
in Computer Science

CiSS
CENTER FOR INDELREDE SOFTWARE SYSTEMER

Declarations

CiSS
CENTER FOR INDELREDE SOFTWARE SYSTEMER

```


C:\Documents and Settings\Ken\Desktop\uppaal-3.4.7\demo\train-gate.xml - UPPAAL
File Templates View Queries Options Help
System Editor Simulator Verifier
Drag out
/*
 * For more details about this example, see
 * "Automatic Verification of Real-Time Communicating Systems by Constraint Solving",
 * by Wang Yi, Paul Pettersson and Macs Daniels. In Proceedings of the 7th International
 * Conference on Formal Description Techniques, pages 223-238, North-Holland. 1994.
 */
const N 5; // # trains + 1
inc[0,N] el;
chan appr, stop, go, leave;
chan empty, nonempty, hd, add, rem;
clock x;
int[0,N] list[N], len, i;
Train1=Train(e1, 1);
Train2=Train(e2, 2);
Train3=Train(e1, 3);
Train4=Train(e1, 4);
system
Train1, Train2, Train3, Train4,
Gate, Queue;

```

Constants
Bounded integers
Channels
Clocks
Arrays
Templates
Processes
Systems

Expressions

CiSS
CENTER FOR INDELREDE SOFTWARE SYSTEMER



used in
guards,
invariants,
assignments,
synchronizations
properties,

Expressions

CiSS
CENTER FOR INDELREDE SOFTWARE SYSTEMER

Expression
 ::= ID
 $| \quad \text{NAT}$
 $| \quad \text{Expression}'[' \text{ Expression } ']$
 $| \quad (' \text{ Expression } ')$
 $| \quad \text{Expression}'++' \mid '++' \text{ Expression}$
 $| \quad \text{Expression}'--' \mid '--' \text{ Expression}$
 $| \quad \text{Expression AssignOp Expression}$
 $| \quad \text{UnaryOp Expression}$
 $| \quad \text{Expression BinOp Expression}$
 $| \quad \text{Expression}'?' \text{ Expression } ':' \text{ Expression}$
 $| \quad \text{ID} '.' \text{ ID}$

Operators

Unary

'-' | '!' | 'not'

Binary

'<' | '<=' | '==' | '!=\' | '>=' | '>'
'+' | '-' | '*' | '/' | '%' | '&'
'^' | '^=' | '<<' | '>>' | '&&' | '|'
'and' | 'or' | 'imply'

Assignment

':=\' | '+=' | '-=' | '*=' | '/=' | '%='
'|=' | '&=' | '^=' | '<=' | '>='

Guards, Invariants, Assignments

Guards:

- It is side-effect free, type correct, and evaluates to boolean
- Only clock variables, integer variables, constants are referenced (or arrays of such)
- Clocks and differences are only compared to integer expressions
- Guards over clocks are essentially conjunctions (I.e. disjunctions are only allowed over integer conditions)

Assignments

- It has a side effect and is type correct
- Only clock variable, integer variables and constants are referenced (or arrays of such)
- Only integer are assigned to clocks

Invariants

- It forms conjunctions of conditions of the form $x < e$ or $x \leq e$ where x is a clock reference and e evaluates to an integer

Synchronization

Binary Synchronization

- Declared like: `chan a, b, c[3];`
- If a is channel then:
 - $a!$ = Emission
 - $a?$ = Reception
- Two edges in different processes can synchronize if one is emitting and the other is receiving on the same channel.

Broadcast Synchronization

- Declared like `broadcast chan a, b, c[2];`
- If a is a broadcast channel:
 - $a!$ = Emission of broadcast
 - $a?$ = Reception of broadcast
- A set of edges in different processes can synchronize if one is emitting and the others are receiving on the same b.c. channel. A process can always emit. Receivers MUST synchronize if they can. No blocking.

Urgency & Commitment

Urgent Channels

- No delay if the synchronization edges can be taken !
- No clock guard allowed.
- Guards on data-variables.
- Declarations: `urgent chan a, b, c[3];`

Urgent Locations

- No delay – time is freezed!
- May reduce number of clocks!

Committed Locations

- No delay.
- Next transition MUST involve edge in one of the processes in committed location
- May reduce considerably state space

Logical Specifications

Validation Properties

- Possibly: $E \leftrightarrow P$

Safety Properties

- Invariant: $A[] P$
- Pos. Inv.: $E[] P$

Liveness Properties

- Eventually: $A \leftrightarrow P$
- Leadsto: $P \rightarrow Q$

Bounded Liveness

- Leads to within: $P \rightarrow_{\leq t} Q$


The expressions P and Q must be type safe, side effect free, and evaluate to a boolean.

Only references to integer variables, constants, clocks, and locations are allowed (and arrays of these).

Logical Specifications

Validation Properties

- Possibly: $E \leftrightarrow P$



Safety Properties

- Invariant: $A[] P$
- Pos. Inv.: $E[] P$

Liveness Properties

- Eventually: $A<> P$
- Leadsto: $P \rightarrow Q$

Bounded Liveness

- Leads to within: $P \rightarrow_{\leq t} Q$

Logical Specifications

Validation Properties

- Possibly: $E \leftrightarrow P$



Safety Properties

- Invariant: $A[] P$
- Pos. Inv.: $E[] P$

Liveness Properties

- Eventually: $A<> P$
- Leadsto: $P \rightarrow Q$


Bounded Liveness

- Leads to within: $P \rightarrow_{\leq t} Q$

Logical Specifications

Validation Properties

- Possibly: $E \leftrightarrow P$



Safety Properties

- Invariant: $A[] P$
- Pos. Inv.: $E[] P$

Liveness Properties

- Eventually: $A<> P$
- Leadsto: $P \rightarrow Q$


Bounded Liveness

- Leads to within: $P \rightarrow_{\leq t} Q$

Logical Specifications

Validation Properties

- Possibly: $E \leftrightarrow P$



Safety Properties

- Invariant: $A[] P$
- Pos. Inv.: $E[] P$

Liveness Properties

- Eventually: $A<> P$
- Leadsto: $P \rightarrow Q$


Bounded Liveness

- Leads to within: $P \rightarrow_{\leq t} Q$

Bounded Liveness

We can reduce $p \rightarrow_{\leq t} q$ to an unbounded liveness property:

- Add a clock x and reset it whenever p becomes true.
- Check $p \rightarrow (q \text{ and } x \leq t)$.




Care must be taken that x is not reset several times before q becomes true.



Bounded Liveness

We can reduce $p \rightarrow_{\leq t} q$ to a reachability property:

- Add a clock x and reset it whenever p becomes true.
- Add a boolean b , set it to true when p starts to hold and to false when p ceases to hold.
- Check $A[] (b \text{ implies } x \leq t)$.



UPPAAL




Case-Studies: Controllers

- Gearbox Controller [TACAS'98]
- Bang & Olufsen Power Controller [RTPS'99, FTRFT'2k]
- SIDMAR Steel Production Plant [RTCSA'99, DSVV'2k]
- Real-Time RCX Control-Programs [ECRTS'2k]
- Experimental Batch Plant (2000)
- RCX Production Cell (2000)
- Terma, Memory Management for Radar (2001)

UPPAAL Verification Engine

UPPAAL with C-Code (U-Code)



```
int[0,N] list[N], len;
void enqueue(int[0,N] element)
{
    list[len++] = element;
}
void dequeue()
{
    int i = 0;
    len -= 1;
    while (i < len)
    {
        list[i] = list[i + 1];
        i++;
    }
    list[i] = 0;
    i = 0;
}
bool isEmpty()
{
    return len == 0;
}
int[0,N] hd()
{
    return list[0];
}
```

To come in next release

Gate Declaration

Case Studies: Protocols

- Philips Audio Protocol [HS'95, CAV'95, RTSS'95, CAV'96]
- Collision-Avoidance Protocol [SPIN'95]
- Bounded Retransmission Protocol [TACAS'97]
- Bang & Olufsen Audio/Video Protocol [RTSS'97]
- TDMA Protocol [PRFTS'97]
- Lip-Synchronization Protocol [FMICS'97]
- Multimedia Streams [DSVIS'98]
- ATM ABR Protocol [CAV'99]
- ABB Fieldbus Protocol [ECRTS'2k]
- IEEE 1394 Firewire Root Contention (2000)


Overview

- Zones and DBMs
- Minimal Constraint Form
- Clock Difference Diagrams
- Distributed UPPAAL [CAV2000, STTT2004]
- Unification & Sharing [FTRFT2002, SPIN2003]
- Acceleration [FORMATS2002]
- Static Guard Analysis [TACAS2003, TACAS2004]
- Storage-Strategies [CAV2003]


Zones

From infinite to finite

State
($n, x=3.2, y=2.5$)




Symbolic state (set)
($n, 1 \leq x \leq 4, 1 \leq y \leq 3$)




Zone:
conjunction of
 $x-y \leq n, x \geq n$

Symbolic Transitions




$1 \leq x \leq 4$
 $1 \leq y \leq 3$

delays to



conjuncts to



projects to




3 < x, y = 0

Thus $(n, 1 \leq x \leq 4, 1 \leq y \leq 3) = a \Rightarrow (m, 3 \leq x, y = 0)$

Forward Rechability

Init \rightarrow Final ?



```



INITIAL Passed := Ø;
Waiting := {(n0,Z0)}
```

REPEAT



- pick (n, Z) in Waiting
- if for some $Z' \supseteq Z$ (n, Z) in Passed then STOP
- else /explore/ add { $(m, U) : (n, Z) \Rightarrow (m, U)$ } to Waiting;
- Add (n, Z) to Passed

UNTIL Waiting = Ø
or
Final is in Waiting

Symbolic Exploration





Symbolic Exploration





Delay

Symbolic Exploration





Left

Symbolic Exploration



Reachable?



Symbolic Exploration



Delay

Reachable?



Symbolic Exploration



Left

Reachable?



Symbolic Exploration



Left

Reachable?



Symbolic Exploration



Delay

Reachable?

Symbolic Exploration



Down


Reachable?

Canonical Datastructures for Zones

CiSS
CENTER FOR INDELIGEDE SOFTWARE SYSTEMER


Minimal Constraint Form

```
x1-x2<=4
x2-x1<=10
x3-x1<=2
x2-x3<=2
x0-x1<=3
x3-x0<=5
```



Shortest Path Reduction O(n^3)

Shortest Path Closure O(n^3)



Space worst O(n^2)
practice O(n)

BRICS
Basic Research
in Computer Science

RTSS 1997

Verification Options


PALBORG UNIVERSITY
DENMARK

BRICS
Basic Research
in Computer Science

CiSS
CENTER FOR INDELIGEDE SOFTWARE SYSTEMER

Verification Options

CiSS
CENTER FOR INDELIGEDE SOFTWARE SYSTEMER




BRICS
Basic Research
in Computer Science

Search Order
Depth First
Breadth First
State Space Reduction
None
Conservative
Aggressive
State Space Representation
DBM
Compact Form
Under Approximation
Over Approximation
Diagnostic Trace
Some
Shortest
Fastest

State Space Reduction

CiSS
CENTER FOR INDELIGEDE SOFTWARE SYSTEMER



However,
Passed list useful for efficiency


No Cycles: Passed list not needed for termination

BRICS
Basic Research
in Computer Science

State Space Reduction

CiSS
CENTER FOR INDELIGEDE SOFTWARE SYSTEMER

CiSS
CENTER FOR INDELIGEDE SOFTWARE SYSTEMER



Cycles:


Only symbolic states involving loop-entry points need to be saved on **Passed** list

BRICS
Basic Research
in Computer Science

To Store or Not To Store

117 states_{total}
→ 81 states_{entrypoint}
→ 9 states

Time OH
less than 10%



Behrmann, Larsen,
Pelanek 2003

Audio Protocol

BRICS
Basic Research
in Computer Science

To Store or Not to Store

CiSS



Behrmann, Larsen,
Pelanek 2003

	entry points	covering set	successors	random p = 0.1	distance k = 10	combination k = 3
Fischer 3,077	27.1% 1.00	42.1% 1.66	47.9% 1.00	53.7% 4.51	67.6% 2.76	56.9% 6.57
BRP 6,060	70.5% 1.01	16.5% 1.20	19.8% 1.03	18.3% 1.78	15.8% 1.34	7.6% 1.68
Token Ring 15,103	33.0% 1.16	10.3% 1.46	20.7% 1.03	17.2% 1.63	17.5% 1.43	16.8% 7.40
Train-gate 16,666	71.1% 1.22	27.4% 1.55	24.2% 1.68	31.8% 2.90	24.2% 2.11	19.8% 5.08
Dacapo 30,502	29.4% 1.07	24.3% 1.08	24.9% 1.07	12.2% 1.21	12.7% 1.16	7.0% 1.26
CSMA 47,857	94.0% 1.06	75.9% 2.62	81.2% 1.40	105.9% 7.66	114.9% 2.83	120.3% 6.82
BOCDP 203,557	25.2% 1.00	22.5% 1.01	6.5% 1.08	10.2% 1.02	9.3% 1.01	4.5% 1.09
BOPDP 1,013,072	14.7% 2.40	13.2% 1.33	42.1% 1.02	15.2% 1.52	11% 1.14	4.3% 1.74
Buscoupler 3,595,108	53.2% 1.29	13.6% 2.48	40.5% 1.18	31.7% 3.17	24.6% 2.13	14.3% 8.73

BRICS
Basic Research
in Computer Science

Over-approximation Convex Hull

CiSS




TACASO4: An EXACT method performing as well as Convex Hull has been developed based on abstractions taking max constants into account distinguishing between clocks, locations and \leq & \geq

BRICS
Basic Research
in Computer Science

Under-approximation Bitstate Hashing


CiSS



BRICS
Basic Research
in Computer Science

Under-approximation Bitstate Hashing

CiSS



Passed =
Bitarray


UPPAAL
8 Mbits

BRICS
Basic Research
in Computer Science

Modelling Patterns

Variable Reduction

- Reduce size of state space by explicitly resetting variables when they are not used!
- Automatically performed for clock variables (active clock reduction)




BRICS
Basic Research
in Computer Science



BRICS
Basic Research
in Computer Science


CiSS
CENTER FOR INDELREDE SOFTWARE SYSTEMER

Variable Reduction




Atomicity

- To allow encoding of control structure (for- or while-loops, conditionals, etc.) without erroneous interleaving
- To allow encoding of multicasting.
- Heavy use of committed locations.




Real Time Scheduling


- Only 1 "BroBizz"
- Cheat is possible (drive close to car with "Bizz")



CAN THEY MAKE IT TO SAFE
WITHIN 70 MINUTES ???



Synchronous Value Passing




Optimal Real Time Planning & Scheduling

with Gerd Behrmann, Ed Brinksma, Ansgar Fehnker,
Thomas Hune, Paul Pettersson, Judi Romijn,
Frits Vaandrager, Patricia Bouyer, Franck Cassez,
Emmanuel Fleury, Arne Skou, Jacob Rasmussen,
K. Subramani

Real Time Scheduling

Solve
Scheduling Problem
using UPPAAL



Rush Hour



OBJECTIVE:
Get your
CAR out

EEF Summerschool on
Concurrency,
Kapellerput

Further Information

www.uppaal.com

www.cs.auc.dk/~behrmann/cora